Details | Last modification | View Log | RSS feed
Rev | Author | Line No. | Line |
---|---|---|---|
1186 | savelij | 1 | ifndef __52xxfbusinc ; avoid multiple inclusion |
2 | __52xxfbusinc equ 1 |
||
3 | |||
4 | save |
||
5 | listing off ; no listing over this file |
||
6 | |||
7 | ;**************************************************************************** |
||
8 | ;* * |
||
9 | ;* AS 1.42 - File 52XXFBUS.INC * |
||
10 | ;* * |
||
11 | ;* Contains SFR and Bit Definitions for ColdFire MCF52xx FlexBus * |
||
12 | ;* * |
||
13 | ;**************************************************************************** |
||
14 | |||
15 | __N set 0 |
||
16 | rept 6 |
||
17 | __decstr __NS,__N |
||
18 | CSAR{__NS} equ MBAR_FBUS+(__N*12)+0 ; Chip-Select Address Register (32b) |
||
19 | BA cffield CSAR{__NS},16,16 ; Base Address |
||
20 | CSMR{__NS} equ MBAR_FBUS+(__N*12)+4 ; Chip-Select Mask Register (32b) |
||
21 | BAM cffield CSMR{__NS},16,16 ; Base Address Mask |
||
22 | WP cfbit CSMR{__NS},8 ; Write Protect |
||
23 | V cfbit CSMR{__NS},0 ; Valid |
||
24 | CSCR{__NS} equ MBAR_FBUS+(__N*12)+8 ; Chip-Select Control Register (32b) |
||
25 | SWS cffield CSCR{__NS},26,6 ; Secondary Wait States |
||
26 | SWSEN cfbit CSCR{__NS},23 ; Secondary Wait State Enable |
||
27 | ASET cffield CSCR{__NS},20,2 ; Address Setup |
||
28 | RDAH cffield CSCR{__NS},18,2 ; Read Address Hold Or Deselect |
||
29 | WRAH cffield CSCR{__NS},16,2 ; Write Address Hold Or Deselect |
||
30 | WS cffield CSCR{__NS},10,6 ; Wait States |
||
31 | SBM cfbit CSCR{__NS},9 ; Split Bus Mode (not on MCF54xx) |
||
32 | AA cfbit CSCR{__NS},8 ; Auto-Acknowledge Enable |
||
33 | PS cffield CSCR{__NS},6,2 ; Port Size |
||
34 | BEM cfbit CSCR{__NS},5 ; Byte-Enable Mode |
||
35 | BSTR cfbit CSCR{__NS},4 ; Burst-Read Enable |
||
36 | BSTW cfbit CSCR{__NS},3 ; Burst-Write Enable |
||
37 | __N set __N+1 |
||
38 | endm |
||
39 | |||
40 | restore ; re-enable listing |
||
41 | |||
42 | endif ; __52xxfbusinc |