Rev 2 | Details | Compare with Previous | Last modification | View Log | RSS feed
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 2 | lvd | 1 | яюЁЄ√ DMA: |
| 2 | |||
| 3 | DMA_HAD ; address[16..20] |
||
| 4 | DMA_MAD ; address[8..15] |
||
| 5 | DMA_LAD ; address[7..0] |
||
| 6 | DMA_CST ; control and status register |
||
| 7 | |||
| 8 | DMA_MOD ; DMA module to work with |
||
| 9 | |||
| 10 | |||
| 11 | DMA_CST: bit7 - dma on. (=1 - on, =0 - off) |
||
| 12 | bit6 |
||
| 13 | bit5 |
||
| 14 | bit4 |
||
| 15 | bit3 |
||
| 16 | bit2 |
||
| 17 | bit1 |
||
| 18 | bit0 |
||
| 19 |