Subversion Repositories ngs

Rev

Rev 58 | Details | Compare with Previous | Last modification | View Log | RSS feed

Rev Author Line No. Line
58 lvd 1
# Copyright (C) 1991-2006 Altera Corporation
2
# Your use of Altera Corporation's design tools, logic functions
3
# and other software and tools, and its AMPP partner logic
4
# functions, and any output files from any of the foregoing
5
# (including device programming or simulation files), and any
6
# associated documentation or information are expressly subject
7
# to the terms and conditions of the Altera Program License
8
# Subscription Agreement, Altera MegaCore Function License
9
# Agreement, or other applicable license agreement, including,
10
# without limitation, that your use is for the sole purpose of
11
# programming logic devices manufactured by Altera and sold by
12
# Altera or its authorized distributors.  Please refer to the
13
# applicable agreement for further details.
14
 
15
 
16
# The default values for assignments are stored in the file
17
#		main_assignment_defaults.qdf
18
# If this file doesn't exist, and for assignments not listed, see file
19
#		assignment_defaults.qdf
20
 
21
# Altera recommends that you do not modify this file. This
22
# file is updated automatically by the Quartus II software
23
# and any changes you make may be lost or overwritten.
24
 
25
 
26
set_global_assignment -name DEVICE "EP1K30TC144-3"
27
set_global_assignment -name FAMILY ACEX1K
28
set_global_assignment -name TOP_LEVEL_ENTITY main
29
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 6.1
30
set_global_assignment -name PROJECT_CREATION_TIME_DATE "02:20:34  MARCH 02, 2008"
31
set_global_assignment -name LAST_QUARTUS_VERSION 6.1
32
set_global_assignment -name DEVICE_FILTER_PACKAGE "ANY QFP"
33
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144
34
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 3
35
set_global_assignment -name INCREMENTAL_COMPILATION OFF
36
set_global_assignment -name FMAX_REQUIREMENT "24 MHz" -section_id clk_fpga
37
set_instance_assignment -name CLOCK_SETTINGS clk_fpga -to clk_fpga
38
set_global_assignment -name FMAX_REQUIREMENT "24 MHz" -section_id clk_24mhz
39
set_instance_assignment -name CLOCK_SETTINGS clk_24mhz -to clk_24mhz
40
set_global_assignment -name ENABLE_INIT_DONE_OUTPUT ON
41
set_global_assignment -name FLEX10K_CONFIGURATION_SCHEME "PASSIVE PARALLEL ASYNCHRONOUS"
42
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
43
set_global_assignment -name GENERATE_TTF_FILE OFF
44
set_global_assignment -name GENERATE_RBF_FILE ON
45
set_global_assignment -name ON_CHIP_BITSTREAM_DECOMPRESSION OFF
46
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS OUTPUT DRIVING GROUND"
47
set_global_assignment -name FLEX10K_DEVICE_IO_STANDARD LVTTL/LVCMOS
48
set_location_assignment PIN_7 -to sd_cs
49
set_location_assignment PIN_8 -to sd_do
50
set_location_assignment PIN_9 -to sd_clk
51
set_location_assignment PIN_10 -to sd_di
52
set_location_assignment PIN_124 -to sd_wp
53
set_location_assignment PIN_12 -to zxa14
54
set_location_assignment PIN_13 -to zxa15
55
set_location_assignment PIN_17 -to zxa[0]
56
set_location_assignment PIN_18 -to zxa[1]
57
set_location_assignment PIN_19 -to zxa[2]
58
set_location_assignment PIN_20 -to zxa[3]
59
set_location_assignment PIN_21 -to zxa[7]
60
set_location_assignment PIN_22 -to zxa[6]
61
set_location_assignment PIN_23 -to zxa[5]
62
set_location_assignment PIN_26 -to zxa[4]
63
set_location_assignment PIN_27 -to zxmreq_n
64
set_location_assignment PIN_28 -to zxiorq_n
65
set_location_assignment PIN_29 -to zxrd_n
66
set_location_assignment PIN_30 -to zxwr_n
67
set_location_assignment PIN_31 -to zxcsrom_n
68
set_location_assignment PIN_32 -to zxid[4]
69
set_location_assignment PIN_33 -to zxid[3]
70
set_location_assignment PIN_36 -to zxid[5]
71
set_location_assignment PIN_37 -to zxid[6]
72
set_location_assignment PIN_38 -to zxid[2]
73
set_location_assignment PIN_39 -to zxid[1]
74
set_location_assignment PIN_41 -to zxid[0]
75
set_location_assignment PIN_42 -to zxid[7]
76
set_location_assignment PIN_43 -to zxbusin
77
set_location_assignment PIN_44 -to zxbusena_n
78
set_location_assignment PIN_46 -to zxblkiorq_n
79
set_location_assignment PIN_47 -to zxblkrom_n
80
set_location_assignment PIN_48 -to zxgenwait_n
81
set_location_assignment PIN_49 -to z80res_n
82
set_location_assignment PIN_51 -to m1_n
83
set_location_assignment PIN_54 -to warmres_n
84
set_location_assignment PIN_55 -to clk_24mhz
85
set_location_assignment PIN_56 -to mreq_n
86
set_location_assignment PIN_59 -to int_n
87
set_location_assignment PIN_60 -to nmi_n
88
set_location_assignment PIN_62 -to busrq_n
89
set_location_assignment PIN_63 -to busak_n
90
set_location_assignment PIN_64 -to memwe_n
91
set_location_assignment PIN_65 -to memoe_n
92
set_location_assignment PIN_67 -to romcs_n
93
set_location_assignment PIN_68 -to ram3cs_n
94
set_location_assignment PIN_69 -to ram2cs_n
95
set_location_assignment PIN_70 -to ram1cs_n
96
set_location_assignment PIN_72 -to ram0cs_n
97
set_location_assignment PIN_73 -to mema21
98
set_location_assignment PIN_78 -to mema18
99
set_location_assignment PIN_79 -to mema17
100
set_location_assignment PIN_80 -to mema16
101
set_location_assignment PIN_81 -to mema15
102
set_location_assignment PIN_82 -to mema14
103
set_location_assignment PIN_83 -to a[15]
104
set_location_assignment PIN_86 -to a[14]
105
set_location_assignment PIN_87 -to a[13]
106
set_location_assignment PIN_88 -to a[12]
107
set_location_assignment PIN_89 -to a[11]
108
set_location_assignment PIN_90 -to a[10]
109
set_location_assignment PIN_91 -to a[9]
110
set_location_assignment PIN_92 -to a[8]
111
set_location_assignment PIN_95 -to a[7]
112
set_location_assignment PIN_96 -to a[6]
113
set_location_assignment PIN_97 -to a[5]
114
set_location_assignment PIN_98 -to a[4]
115
set_location_assignment PIN_99 -to a[3]
116
set_location_assignment PIN_100 -to a[2]
117
set_location_assignment PIN_101 -to a[1]
118
set_location_assignment PIN_102 -to a[0]
119
set_location_assignment PIN_109 -to d[2]
120
set_location_assignment PIN_110 -to d[5]
121
set_location_assignment PIN_111 -to d[3]
122
set_location_assignment PIN_112 -to d[1]
123
set_location_assignment PIN_113 -to d[7]
124
set_location_assignment PIN_114 -to d[6]
125
set_location_assignment PIN_116 -to d[4]
126
set_location_assignment PIN_117 -to d[0]
127
set_location_assignment PIN_118 -to clksel1
128
set_location_assignment PIN_119 -to clksel0
129
set_location_assignment PIN_120 -to sd_det
130
set_location_assignment PIN_121 -to ma_di
131
set_location_assignment PIN_122 -to ma_do
132
set_location_assignment PIN_125 -to clk_fpga
133
set_location_assignment PIN_128 -to ma_clk
134
set_location_assignment PIN_130 -to ma_cs
135
set_location_assignment PIN_131 -to mp3_sync
136
set_location_assignment PIN_132 -to mp3_dat
137
set_location_assignment PIN_133 -to mp3_clk
138
set_location_assignment PIN_135 -to mp3_req
139
set_location_assignment PIN_136 -to mp3_xreset
140
set_location_assignment PIN_137 -to dac_dat
141
set_location_assignment PIN_138 -to dac_lrck
142
set_location_assignment PIN_140 -to dac_bitck
143
set_location_assignment PIN_141 -to rd_n
144
set_location_assignment PIN_142 -to wr_n
145
set_location_assignment PIN_144 -to iorq_n
146
set_global_assignment -name OPTIMIZE_HOLD_TIMING OFF
147
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
148
set_global_assignment -name FLEX10K_OPTIMIZATION_TECHNIQUE SPEED
149
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE test_fpga4_clkouts.vwf
150
set_global_assignment -name ADD_DEFAULT_PINS_TO_SIMULATION_OUTPUT_WAVEFORMS OFF
151
set_global_assignment -name VERILOG_FILE ../sram_control/sram_control.v
152
set_global_assignment -name VERILOG_FILE ../rnd_vec_gen/rnd_vec_gen.v
153
set_global_assignment -name VERILOG_FILE ../mem_tester/mem_tester.v
154
set_global_assignment -name VERILOG_FILE ../resetter/resetter.v
155
set_global_assignment -name VERILOG_FILE ../main.v
156
set_instance_assignment -name TCO_REQUIREMENT "11 ns" -from clk_fpga -to a[0] -disable
157
set_instance_assignment -name TCO_REQUIREMENT "11 ns" -from clk_fpga -to a[1] -disable
158
set_instance_assignment -name TCO_REQUIREMENT "11 ns" -from clk_fpga -to a[2] -disable
159
set_instance_assignment -name TCO_REQUIREMENT "11 ns" -from clk_fpga -to a[3] -disable
160
set_instance_assignment -name TCO_REQUIREMENT "11 ns" -from clk_fpga -to a[4] -disable
161
set_instance_assignment -name TCO_REQUIREMENT "11 ns" -from clk_fpga -to a[5] -disable
162
set_instance_assignment -name TCO_REQUIREMENT "11 ns" -from clk_fpga -to a[6] -disable
163
set_instance_assignment -name TCO_REQUIREMENT "11 ns" -from clk_fpga -to a[7] -disable
164
set_instance_assignment -name TCO_REQUIREMENT "11 ns" -from clk_fpga -to a[8] -disable
165
set_instance_assignment -name TCO_REQUIREMENT "11 ns" -from clk_fpga -to a[9] -disable
166
set_instance_assignment -name TCO_REQUIREMENT "11 ns" -from clk_fpga -to a[10] -disable
167
set_instance_assignment -name TCO_REQUIREMENT "11 ns" -from clk_fpga -to a[11] -disable
168
set_instance_assignment -name TCO_REQUIREMENT "11 ns" -from clk_fpga -to a[12] -disable
169
set_instance_assignment -name TCO_REQUIREMENT "11 ns" -from clk_fpga -to a[13] -disable
170
set_instance_assignment -name TCO_REQUIREMENT "11 ns" -from clk_fpga -to mema14 -disable
171
set_instance_assignment -name TCO_REQUIREMENT "11 ns" -from clk_fpga -to mema15 -disable
172
set_instance_assignment -name TCO_REQUIREMENT "11 ns" -from clk_fpga -to mema16 -disable
173
set_instance_assignment -name TCO_REQUIREMENT "11 ns" -from clk_fpga -to mema17 -disable
174
set_instance_assignment -name TCO_REQUIREMENT "11 ns" -from clk_fpga -to mema18 -disable
175
set_instance_assignment -name TSU_REQUIREMENT "4 ns" -from clk_fpga -to d -disable
176
set_global_assignment -name NUMBER_OF_PATHS_TO_REPORT 200
177
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to a[0]
178
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to a[1]
179
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to a[2]
180
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to a[3]
181
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to a[4]
182
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to a[5]
183
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to a[6]
184
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to a[7]
185
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to a[8]
186
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to a[9]
187
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to a[10]
188
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to a[11]
189
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to a[12]
190
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to a[13]
191
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to mema14
192
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to mema15
193
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to mema16
194
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to mema17
195
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to mema18
196
set_instance_assignment -name FAST_INPUT_REGISTER ON -to d
197
set_location_assignment PIN_11 -to led_diag
198
set_global_assignment -name SEED 1
199
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to mema21
200
set_instance_assignment -name TCO_REQUIREMENT "11 ns" -from clk_fpga -to mema21 -disable
201
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to memwe_n
202
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to memoe_n
203
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to d
204
set_instance_assignment -name TCO_REQUIREMENT "11 ns" -from * -to ram0cs_n
205
set_instance_assignment -name TCO_REQUIREMENT "11 ns" -from * -to ram1cs_n
206
set_instance_assignment -name TCO_REQUIREMENT "11 ns" -from * -to ram2cs_n
207
set_instance_assignment -name TCO_REQUIREMENT "11 ns" -from * -to ram3cs_n