Details | Last modification | View Log | RSS feed
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 1186 | savelij | 1 | ifndef __stm8stim3inc ; avoid multiple inclusion |
| 2 | __stm8stim3inc equ 1 |
||
| 3 | |||
| 4 | save |
||
| 5 | listing off ; no listing over this file |
||
| 6 | |||
| 7 | ;**************************************************************************** |
||
| 8 | ;* * |
||
| 9 | ;* AS 1.42 - File TIM3.INC * |
||
| 10 | ;* * |
||
| 11 | ;* contains SFR and Bit Definitions for STM8S Timer 3 * |
||
| 12 | ;* * |
||
| 13 | ;**************************************************************************** |
||
| 14 | |||
| 15 | __deftim3 macro Base,DIER |
||
| 16 | TIM3_CR1 label Base+$00 ; TIM3 control register 1 |
||
| 17 | TIM3_ARPE bit TIM3_CR1,7 ; Auto-reload preload enable |
||
| 18 | TIM3_OPM bit TIM3_CR1,3 ; One-pulse mode |
||
| 19 | TIM3_URS bit TIM3_CR1,2 ; Update request source |
||
| 20 | TIM3_UDIS bit TIM3_CR1,1 ; Update disable |
||
| 21 | TIM3_CEN bit TIM3_CR1,0 ; Counter enable |
||
| 22 | TIM3_IER label Base+DIER+$01 ; TIM3 interrupt enable register |
||
| 23 | TIM3_CC3IE bit TIM3_IER,3 ; Capture/compare 3 interrupt enable |
||
| 24 | TIM3_CC2IE bit TIM3_IER,2 ; Capture/compare 2 interrupt enable |
||
| 25 | TIM3_CC1IE bit TIM3_IER,1 ; Capture/compare 1 interrupt enable |
||
| 26 | TIM3_UIE bit TIM3_IER,0 ; Update interrupt enable |
||
| 27 | TIM3_SR1 label Base+DIER+$02 ; TIM3 status register 1 |
||
| 28 | TIM3_CC3IF bit TIM3_SR1,3 ; Capture/compare 3 interrupt flag |
||
| 29 | TIM3_CC2IF bit TIM3_SR1,2 ; Capture/compare 2 interrupt flag |
||
| 30 | TIM3_CC1IF bit TIM3_SR1,1 ; Capture/compare 1 interrupt flag |
||
| 31 | TIM3_UIF bit TIM3_SR1,0 ; Update interrupt flag |
||
| 32 | TIM3_SR2 label Base+DIER+$03 ; TIM3 status register 2 |
||
| 33 | TIM3_CC3OF bit TIM3_SR2,3 ; Capture/compare 3 overcapture flag |
||
| 34 | TIM3_CC2OF bit TIM3_SR2,2 ; Capture/compare 2 overcapture flag |
||
| 35 | TIM3_CC1OF bit TIM3_SR2,1 ; Capture/compare 1 overcapture flag |
||
| 36 | TIM3_EGR label Base+DIER+$04 ; TIM3 event generation register |
||
| 37 | TIM3_CC3G bit TIM3_EGR,3 ; Capture/compare 3 generation |
||
| 38 | TIM3_CC2G bit TIM3_EGR,2 ; Capture/compare 2 generation |
||
| 39 | TIM3_CC1G bit TIM3_EGR,1 ; Capture/compare 1 generation |
||
| 40 | TIM3_UG bit TIM3_EGR,0 ; Update generation |
||
| 41 | TIM3_CCMR1 label Base+DIER+$05 ; TIM3 capture/compare mode register 1 |
||
| 42 | TIM3_OC1M bfield TIM3_CCMR1,4,3 ; Output compare 1 mode |
||
| 43 | TIM3_OC1PE bit TIM3_CCMR1,3 ; Output compare 1 preload enable |
||
| 44 | TIM3_CC1S bfield TIM3_CCMR1,0,2 ; Capture/compare 1 selection |
||
| 45 | TIM3_IC1F bfield TIM3_CCMR1,4,4 ; Input capture 1 filter |
||
| 46 | TIM3_IC1PSC bfield TIM3_CCMR1,2,2 ; Input capture 1 prescaler |
||
| 47 | TIM3_CCMR2 label Base+DIER+$06 ; TIM3 capture/compare mode register 2 |
||
| 48 | TIM3_OC2M bfield TIM3_CCMR2,4,3 ; Output compare 2 mode |
||
| 49 | TIM3_OC2PE bit TIM3_CCMR2,3 ; Output compare 2 preload enable |
||
| 50 | TIM3_CC2S bfield TIM3_CCMR2,0,2 ; Capture/compare 2 selection |
||
| 51 | TIM3_IC2F bfield TIM3_CCMR2,4,4 ; Input capture 2 filter |
||
| 52 | TIM3_IC2PSC bfield TIM3_CCMR2,2,2 ; Input capture 2 prescaler |
||
| 53 | TIM3_CCER1 label Base+DIER+$07 ; TIM3 capture/compare enable register 1 |
||
| 54 | TIM3_CC2P bit TIM3_CCER1,5 ; Capture/compare 2 output polarity |
||
| 55 | TIM3_CC2E bit TIM3_CCER1,4 ; Capture/compare 2 output enable |
||
| 56 | TIM3_CC1P bit TIM3_CCER1,1 ; Capture/compare 1 output polarity |
||
| 57 | TIM3_CC1E bit TIM3_CCER1,0 ; Capture/Compare 1 output Enable |
||
| 58 | TIM3_CNTRH label Base+DIER+$08 ; TIM3 counter high |
||
| 59 | TIM3_CNTRL label Base+DIER+$09 ; TIM3 counter low |
||
| 60 | TIM3_PSCR label Base+DIER+$0a ; TIM3 prescaler register |
||
| 61 | TIM3_ARRH label Base+DIER+$0b ; TIM3 auto-reload register high |
||
| 62 | TIM3_ARRL label Base+DIER+$0c ; TIM3 auto-reload register low |
||
| 63 | TIM3_CCR1H label Base+DIER+$0d ; TIM3 capture/compare register 1 high |
||
| 64 | TIM3_CCR1L label Base+DIER+$0e ; TIM3 capture/compare register 1 low |
||
| 65 | TIM3_CCR2H label Base+DIER+$0f ; TIM3 capture/compare reg. 2 high |
||
| 66 | TIM3_CCR2L label Base+DIER+$10 ; TIM3 capture/compare register 2 low |
||
| 67 | endm |
||
| 68 | |||
| 69 | restore |
||
| 70 | endif ; __stm8stim3inc |