Details | Last modification | View Log | RSS feed
Rev | Author | Line No. | Line |
---|---|---|---|
1186 | savelij | 1 | cpu 80960 |
2 | fpu on |
||
3 | |||
4 | ; Data registers are 'ordered'. |
||
5 | ; Registers 0, 1, 2, and 31 are equal to pfp, sp, rip and fp: |
||
6 | |||
7 | db r4 == g2 ; 0 |
||
8 | db r4 <> g2 ; 1 |
||
9 | db r4 <= g2 ; 1 |
||
10 | db r4 < g2 ; 1 |
||
11 | db r4 >= g2 ; 0 |
||
12 | db r4 > g2 ; 0 |
||
13 | |||
14 | db r1 == sp ; 1 |
||
15 | db r1 <> sp ; 0 |
||
16 | db r1 <= sp ; 1 |
||
17 | db r1 < sp ; 0 |
||
18 | db r1 >= sp ; 1 |
||
19 | db r1 > sp ; 0 |
||
20 | |||
21 | ; Floating point registers are in a different 'dimension', so there is |
||
22 | ; no lesser/greater: |
||
23 | |||
24 | db fp2 == r2 ; 0 |
||
25 | db fp2 <> r2 ; 1 |
||
26 | db fp2 <= r2 ; 0 |
||
27 | db fp2 < r2 ; 0 |
||
28 | db fp2 >= r2 ; 0 |
||
29 | db fp2 > r2 ; 0 |