Details | Last modification | View Log | RSS feed
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 1186 | savelij | 1 | cpu pms150 |
| 2 | page 0 |
||
| 3 | include "regpdk.inc" |
||
| 4 | |||
| 5 | databit3 bit [0x0e].3 |
||
| 6 | databit4 bit [0x0e],4 |
||
| 7 | databit5 bit databit4+1 |
||
| 8 | portbit5 bit io(0x1e).5 |
||
| 9 | portbit6 bit io(0x1e).6 |
||
| 10 | portbit8 bit portbit6+2 |
||
| 11 | |||
| 12 | nop ; 0x0000 |
||
| 13 | |||
| 14 | ldsptl ; 0x0006 |
||
| 15 | ldspth ; 0x0007 |
||
| 16 | |||
| 17 | addc a ; 0x0010 |
||
| 18 | subc a ; 0x0011 |
||
| 19 | izsn a ; 0x0012 |
||
| 20 | dzsn a ; 0x0013 |
||
| 21 | pcadd a ; 0x0017 |
||
| 22 | not a ; 0x0018 |
||
| 23 | neg a ; 0x0019 |
||
| 24 | sr a ; 0x001a |
||
| 25 | sl a ; 0x001b |
||
| 26 | src a ; 0x001c |
||
| 27 | slc a ; 0x001d |
||
| 28 | swap a ; 0x001e |
||
| 29 | |||
| 30 | wdreset ; 0x0030 |
||
| 31 | pushaf ; 0x0032 |
||
| 32 | popaf ; 0x0033 |
||
| 33 | reset ; 0x0035 |
||
| 34 | stopsys ; 0x0036 |
||
| 35 | stopexe ; 0x0037 |
||
| 36 | engint ; 0x0038 |
||
| 37 | disgint ; 0x0039 |
||
| 38 | ret ; 0x003a |
||
| 39 | reti ; 0x003b |
||
| 40 | ;mul ; 0x003c |
||
| 41 | |||
| 42 | xor io(0x12),a ; 0x0072 |
||
| 43 | mov io(0x12),a ; 0x0092 |
||
| 44 | mov a,io(0x12) ; 0x00b2 |
||
| 45 | |||
| 46 | stt16 [0x12] ; 0x00d2 |
||
| 47 | ldt16 [0x12] ; 0x00d3 |
||
| 48 | idxm [0x12],a ; 0x00f2 |
||
| 49 | idxm a,[0x12] ; 0x00f3 |
||
| 50 | |||
| 51 | ret 0xab ; 0x01ab |
||
| 52 | |||
| 53 | t0sn [0x0e].3 ; 0x026e |
||
| 54 | t0sn databit3 ; 0x026e |
||
| 55 | t0sn [0x0e],4 ; 0x028e |
||
| 56 | t0sn databit4 ; 0x028e |
||
| 57 | t0sn [0x0e],5 ; 0x02ae |
||
| 58 | t0sn databit5 ; 0x02ae |
||
| 59 | t1sn [0x0e].3 ; 0x027e |
||
| 60 | t1sn databit3 ; 0x027e |
||
| 61 | t1sn [0x0e],4 ; 0x029e |
||
| 62 | t1sn databit4 ; 0x029e |
||
| 63 | t1sn [0x0e],5 ; 0x02be |
||
| 64 | t1sn databit5 ; 0x02be |
||
| 65 | set0 [0x0e].3 ; 0x036e |
||
| 66 | set0 databit3 ; 0x036e |
||
| 67 | set0 [0x0e],4 ; 0x038e |
||
| 68 | set0 databit4 ; 0x038e |
||
| 69 | set0 [0x0e],5 ; 0x03ae |
||
| 70 | set0 databit5 ; 0x03ae |
||
| 71 | set1 [0x0e].3 ; 0x037e |
||
| 72 | set1 databit3 ; 0x037e |
||
| 73 | set1 [0x0e],4 ; 0x039e |
||
| 74 | set1 databit4 ; 0x039e |
||
| 75 | set1 [0x0e],5 ; 0x03be |
||
| 76 | set1 databit5 ; 0x03be |
||
| 77 | |||
| 78 | add [0x34],a ; 0x0434 |
||
| 79 | sub [0x34],a ; 0x0474 |
||
| 80 | addc [0x34],a ; 0x04b4 |
||
| 81 | subc [0x34],a ; 0x04f4 |
||
| 82 | and [0x34],a ; 0x0534 |
||
| 83 | or [0x34],a ; 0x0574 |
||
| 84 | xor [0x34],a ; 0x05b4 |
||
| 85 | mov [0x34],a ; 0x05f4 |
||
| 86 | add a,[0x34] ; 0x0634 |
||
| 87 | sub a,[0x34] ; 0x0674 |
||
| 88 | addc a,[0x34] ; 0x06b4 |
||
| 89 | subc a,[0x34] ; 0x06f4 |
||
| 90 | and a,[0x34] ; 0x0734 |
||
| 91 | or a,[0x34] ; 0x0774 |
||
| 92 | xor a,[0x34] ; 0x07b4 |
||
| 93 | mov a,[0x34] ; 0x07f4 |
||
| 94 | |||
| 95 | addc [0x34] ; 0x0834 |
||
| 96 | subc [0x34] ; 0x0874 |
||
| 97 | izsn [0x34] ; 0x08b4 |
||
| 98 | dzsn [0x34] ; 0x08f4 |
||
| 99 | inc [0x34] ; 0x0934 |
||
| 100 | dec [0x34] ; 0x0974 |
||
| 101 | clear [0x34] ; 0x09b4 |
||
| 102 | xch [0x34] ; 0x09f4 |
||
| 103 | not [0x34] ; 0x0a34 |
||
| 104 | neg [0x34] ; 0x0a74 |
||
| 105 | sr [0x34] ; 0x0ab4 |
||
| 106 | sl [0x34] ; 0x0af4 |
||
| 107 | src [0x34] ; 0x0b34 |
||
| 108 | slc [0x34] ; 0x0b74 |
||
| 109 | ceqsn a,[0x34] ; 0x0bb4 |
||
| 110 | |||
| 111 | t0sn io(0x1e).5 ; 0x0cbe |
||
| 112 | t0sn portbit5 ; 0x0cbe |
||
| 113 | t0sn io(0x1e),6 ; 0x0cde |
||
| 114 | t0sn portbit6 ; 0x0cde |
||
| 115 | t0sn io(0x1f),0 ; 0x0c1f |
||
| 116 | t0sn portbit8 ; 0x0c1f |
||
| 117 | t1sn io(0x1e).5 ; 0x0dbe |
||
| 118 | t1sn portbit5 ; 0x0dbe |
||
| 119 | t1sn io(0x1e),6 ; 0x0dde |
||
| 120 | t1sn portbit6 ; 0x0dde |
||
| 121 | t1sn io(0x1f),0 ; 0x0d1f |
||
| 122 | t1sn portbit8 ; 0x0d1f |
||
| 123 | set0 io(0x1e).5 ; 0x0ebe |
||
| 124 | set0 portbit5 ; 0x0ebe |
||
| 125 | set0 io(0x1e),6 ; 0x0ede |
||
| 126 | set0 portbit6 ; 0x0ede |
||
| 127 | set0 io(0x1f),0 ; 0x0e1f |
||
| 128 | set0 portbit8 ; 0x0e1f |
||
| 129 | set1 io(0x1e).5 ; 0x0fbe |
||
| 130 | set1 portbit5 ; 0x0fbe |
||
| 131 | set1 io(0x1e),6 ; 0x0fde |
||
| 132 | set1 portbit6 ; 0x0fde |
||
| 133 | set1 io(0x1f),0 ; 0x0f1f |
||
| 134 | set1 portbit8 ; 0x0f1f |
||
| 135 | |||
| 136 | add a,0xab ; 0x10ab |
||
| 137 | sub a,0xab ; 0x11ab |
||
| 138 | ceqsn a,0xab ; 0x12ab |
||
| 139 | and a,0xab ; 0x14ab |
||
| 140 | or a,0xab ; 0x15ab |
||
| 141 | xor a,0xab ; 0x16ab |
||
| 142 | mov a,0xab ; 0x17ab |
||
| 143 | |||
| 144 | goto 0x345 ; 0x1b45 |
||
| 145 | call 0x345 ; 0x1f45 |
||
| 146 | |||
| 147 | data 1000,2000,3000,4000,5000,6000,7000,8000 |
||
| 148 | expect 1320 |
||
| 149 | data 9000 |
||
| 150 | endexpect |
||
| 151 | data "12345678" |
||
| 152 | |||
| 153 | uart struct |
||
| 154 | data res 1 |
||
| 155 | ctrl res 1 |
||
| 156 | txen bit ctrl,0 |
||
| 157 | rxen bit ctrl,1 |
||
| 158 | stat res 1 |
||
| 159 | drdy bit stat,0 |
||
| 160 | txempt bit stat,1 |
||
| 161 | rxovr bit stat,2 |
||
| 162 | txovr bit stat,3 |
||
| 163 | endstruct |
||
| 164 | |||
| 165 | segment data |
||
| 166 | |||
| 167 | org 0x08 |
||
| 168 | uart1 uart |