Subversion Repositories pentevo

Rev

Rev 291 | Show entire file | Regard whitespace | Details | Blame | Last modification | View Log | RSS feed

Rev 291 Rev 380
Line 206... Line 206...
206 
set_global_assignment -name FINAL_PLACEMENT_OPTIMIZATION ALWAYS
 206 
set_global_assignment -name FINAL_PLACEMENT_OPTIMIZATION ALWAYS
207 
set_global_assignment -name FITTER_AGGRESSIVE_ROUTABILITY_OPTIMIZATION ALWAYS
 207 
set_global_assignment -name FITTER_AGGRESSIVE_ROUTABILITY_OPTIMIZATION ALWAYS
208 
set_global_assignment -name SMART_RECOMPILE OFF
 208 
set_global_assignment -name SMART_RECOMPILE OFF
209 
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_NO_OUTPUT_GND "AS INPUT TRI-STATED"
 209 
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_NO_OUTPUT_GND "AS INPUT TRI-STATED"
210 
set_global_assignment -name EDA_SIMULATION_TOOL "<None>"
 210 
set_global_assignment -name EDA_SIMULATION_TOOL "<None>"
- 
 
 211 
set_global_assignment -name ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM
- 
 
 212 
set_global_assignment -name PLACEMENT_EFFORT_MULTIPLIER 4.0
- 
 
 213 
set_global_assignment -name ROUTER_EFFORT_MULTIPLIER 3.0
- 
 
 214 
set_global_assignment -name AUTO_PACKED_REGISTERS NORMAL
- 
 
 215 
set_global_assignment -name SLOW_SLEW_RATE ON
- 
 
 216 
set_global_assignment -name READ_OR_WRITE_IN_BYTE_ADDRESS ON
- 
 
 217 
 
211 
set_global_assignment -name VERILOG_FILE main.v
 218 
set_global_assignment -name VERILOG_FILE main.v
- 
 
 219 
set_global_assignment -name VERILOG_FILE circl_b.v
212 
set_global_assignment -name VERILOG_FILE lpm_rom_7x2.v
 220 
set_global_assignment -name VERILOG_FILE circl_s.v
213 
set_global_assignment -name VERILOG_FILE lpm_ram_dp_9x8.v
 221 
set_global_assignment -name VERILOG_FILE lpm_ram_dp_9x8.v
- 
 
 222 
set_global_assignment -name VERILOG_FILE lpm_rom_7x2.v
214 
set_global_assignment -name VERILOG_FILE lpm_rom_11x6.v
 223 
set_global_assignment -name VERILOG_FILE lpm_rom_11x6.v
215 
set_global_assignment -name VERILOG_FILE test_dram/dram.v
 224 
set_global_assignment -name VERILOG_FILE test_dram/dram.v
216 
set_global_assignment -name VERILOG_FILE test_dram/dram_control.v
 225 
set_global_assignment -name VERILOG_FILE test_dram/dram_control.v
217 
set_global_assignment -name VERILOG_FILE test_dram/rnd_vec_gen.v
 226 
set_global_assignment -name VERILOG_FILE test_dram/rnd_vec_gen.v
218 
set_global_assignment -name VERILOG_FILE test_dram/mem_tester.v
 227 
set_global_assignment -name VERILOG_FILE test_dram/mem_tester.v
219 
set_global_assignment -name ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM
 - 
 
220 
set_global_assignment -name PLACEMENT_EFFORT_MULTIPLIER 4.0
 - 
 
221 
set_global_assignment -name ROUTER_EFFORT_MULTIPLIER 3.0
 - 
 
222 
set_global_assignment -name AUTO_PACKED_REGISTERS NORMAL
 - 
 
223 

            228