Subversion Repositories pentevo

Rev

Blame | Last modification | View Log | Download | RSS feed | ?url? 

                ifndef  __regm8515inc
__regm8515inc   equ     1

                save
                listing off   ; no listing over this file

;****************************************************************************
;*                                                                          *
;*   AS 1.42 - File REGM8515.INC                                            *
;*                                                                          *
;*   Contains Bit & Register Definitions for ATmega8515                     *
;*                                                                          *
;****************************************************************************

;----------------------------------------------------------------------------
; Memory Limits

E2END           equ     511
RAMSTART        equ     0x60,data
RAMEND          equ     0x25f,data
FLASHEND        label   0x1fff

;----------------------------------------------------------------------------
; Chip Configuration

MCUCR           port    0x35            ; MCU General Control Register
SM1             avrbit  MCUCR,4
SE              avrbit  MCUCR,5         ; Sleep Enable
SRW10           avrbit  MCUCR,6         ; wait State Select
SRE             avrbit  MCUCR,7         ; Enable External SRAM

MCUCSR          port    0x34            ; MCU Control and Status Register
WDRF            avrbit  MCUCSR,3        ; Watchdog Reset Occured
BORF            avrbit  MCUCSR,2        ; Brown-Out Reset Occured
EXTRF           avrbit  MCUCSR,1        ; External Reset Occured
PORF            avrbit  MCUCSR,0        ; Power-On Reset Occured

EMCUCR          port    0x36            ; Extended MCU Control Register
SRW11           avrbit  EMCUCR,1        ; Wait State Select
SRW00           avrbit  EMCUCR,2
SRW01           avrbit  EMCUCR,3
SRL0            avrbit  EMCUCR,4        ; Wait State Sector Limit
SRL1            avrbit  EMCUCR,5
SRL2            avrbit  EMCUCR,6
SM0             avrbit  EMCUCR,7        ; Sleep Mode Select

OSCCAL          port    0x04            ; Oscillator Calibration

;----------------------------------------------------------------------------
; EEPROM/ProgramMemory Access

                include "eem.inc"
                include "spm.inc"

;----------------------------------------------------------------------------
; GPIO

PINA            port    0x19            ; Port A @ 0x19 (IO) ff.
PINB            port    0x16            ; Port B @ 0x16 (IO) ff.
PINC            port    0x13            ; Port C @ 0x13 (IO) ff.
PIND            port    0x10            ; Port D @ 0x10 (IO) ff.
PINE            port    0x05            ; Port E @ 0x05 (IO) ff.
__PORTE_BITS    equ     0x07            ; bits 0..2

SFIOR           port    0x30            ; Special Function I/O Register
PUD             avrbit  SFIOR,2         ; Pullup Disable
XMM0            avrbit  SFIOR,3         ; External Memory High Mask
XMM1            avrbit  SFIOR,4
XMM2            avrbit  SFIOR,5
XMBK            avrbit  SFIOR,6         ; External Memory Bus Keeper Enable

;----------------------------------------------------------------------------
; Interrupt Vectors

                enumconf 1,code
                enum     INT0_vect=1            ; External Interrupt Request 0
                nextenum INT1_vect              ; External Interrupt Request 1
                nextenum TIMER1_CAPT_vect       ; Timer/Counter 1 Capture
                nextenum TIMER1_COMPA_vect      ; Timer/Counter 1 Compare Match A
                nextenum TIMER1_COMPB_vect      ; Timer/Counter 1 Compare Match B
                nextenum TIMER1_OVF_vect        ; Timer/Counter 1 Overflow
                nextenum TIMER0_OVF_vect        ; Timer/Counter 0 Overflow
                nextenum SPI_STC_vect           ; SPI Serial Transfer Complete
                nextenum USART_RX_vect          ; UART Rx Complete
                nextenum USART_UDRE_vect        ; UART Data Register Empty
                nextenum USART_TX_vect          ; UART Tx Complete
                nextenum ANA_COMP_vect          ; Analog Comparator
                nextenum INT2_vect              ; External Interrupt Request 2
                nextenum TIMER0_COMP_vect       ; Timer/Counter 0 Compare Match
                nextenum EE_RDY_vect            ; Two-Wire Serial Interface
                nextenum SPM_RDY_vect           ; store Program Memory Ready

;----------------------------------------------------------------------------
; External Interrupts

ISC00           avrbit  MCUCR,0         ; External Interrupt 0 Sense Control
ISC01           avrbit  MCUCR,1
ISC10           avrbit  MCUCR,2         ; External Interrupt 1 Sense Control
ISC11           avrbit  MCUCR,3

ISC2            avrbit  EMCUCR,0        ; External Interrupt 2 Sense Control

GICR            port    0x3b            ; General Interrupt Mask Register
IVCE            avrbit  GICR,0          ; Interrupt Vector Change Enable
IVSEL           avrbit  GICR,1          ; Interrupt Vector Select
INT2            avrbit  GICR,5          ; Enable External Interrupt 2
INT0            avrbit  GICR,6          ; Enable External Interrupt 0
INT1            avrbit  GICR,7          ; Enable External Interrupt 1

GIFR            port    0x3a            ; External Interrupt-Flags
INTF2           avrbit  GIFR,5          ; External Interrupt 2 Occured
INTF0           avrbit  GIFR,6          ; External Interrupt 0 Occured
INTF1           avrbit  GIFR,7          ; External Interrupt 1 Occured

;----------------------------------------------------------------------------
; Timers

PSR10           avrbit  SFIOR,0         ; Prescaler Reset T0/T1

TCCR0           port    0x33            ; Timer/Counter 0 Control Register
CS00            avrbit  TCCR0,0         ; Timer/Counter 0 Clock Select
CS01            avrbit  TCCR0,1
CS02            avrbit  TCCR0,2
WGM01           avrbit  TCCR0,3         ; Timer/Counter 0 Waveform Generation Mode      
COM00           avrbit  TCCR0,4         ; Timer/Counter 0 Compare Mode
COM01           avrbit  TCCR0,5
WGM00           avrbit  TCCR0,6
FOC0            avrbit  TCCR0,7         ; Timer/Counter 0 Force Output Compare
TCNT0           port    0x32            ; Timer/Counter 0 Value
OCR0            port    0x31            ; Timer/Counter 0 Output Compare Value

TCCR1A          port    0x2f            ; Timer/Counter 1 Control Register A
WGM10           avrbit  TCCR1A,0        ; Timer/Counter 1 Waveform Generation Mode
WGM11           avrbit  TCCR1A,1
FOC1B           avrbit  TCCR1A,2        ; Timer/Counter 1 Force Output Compare B
FOC1A           avrbit  TCCR1A,3        ; Timer/Counter 1 Force Output Compare A
COM1B0          avrbit  TCCR1A,4        ; Timer/Counter 1 Compare Mode B
COM1B1          avrbit  TCCR1A,5
COM1A0          avrbit  TCCR1A,6        ; Timer/Counter 1 Compare Mode A
COM1A1          avrbit  TCCR1A,7
TCCR1B          port    0x2e            ; Timer/Counter 1 Control Register B
CS10            avrbit  TCCR1B,0        ; Timer/Counter 1 Prescaler Setting
CS11            avrbit  TCCR1B,1
CS12            avrbit  TCCR1B,2
WGM12           avrbit  TCCR1B,3        ; Timer/Counter 1 Waveform Generation Mode
WGM13           avrbit  TCCR1B,4
ICES1           avrbit  TCCR1B,6        ; Timer/Counter 1 Capture Slope Selection
ICNC1           avrbit  TCCR1B,7        ; Timer/Counter 1 Capture Noise Filter
TCNT1L          port    0x2c            ; Timer/Counter 1 Value LSB
TCNT1H          port    0x2d            ; Timer/Counter 1 Value MSB
OCR1AL          port    0x2a            ; Timer/Counter 1 Output Compare Value A LSB
OCR1AH          port    0x2b            ; Timer/Counter 1 Output Compare Value A MSB
OCR1BL          port    0x28            ; Timer/Counter 1 Output Compare Value B LSB
OCR1BH          port    0x29            ; Timer/Counter 1 Output Compare Value B MSB
ICR1L           port    0x24            ; Timer/Counter 1 Input Capture Value LSB
ICR1H           port    0x25            ; Timer/Counter 1 Input Capture Value MSB

TIMSK           port    0x39            ; Timer Interrupt Mask Register
OCIE0           avrbit  TIMSK,0         ; Timer/Counter 0 Output Compare Interrupt Enable
TOIE0           avrbit  TIMSK,1         ; Timer/Counter 0 Overflow Interrupt Enable
TICIE1          avrbit  TIMSK,3         ; Timer/Counter 1 Input Capture Interrupt Enable
OCIE1B          avrbit  TIMSK,5         ; Timer/Counter 1 Output Compare Interrupt Enable B
OCIE1A          avrbit  TIMSK,6         ; Timer/Counter 1 Output Compare Interrupt Enable A
TOIE1           avrbit  TIMSK,7         ; Timer/Counter 1 Overflow Interrupt Enable

TIFR            port    0x38            ; Timer Interrupt Flag Register

;----------------------------------------------------------------------------
; Watchdog Timer

                include "wdm21.inc"
WDCE            avrbit  WDTCR,4         ; Change Enable

;----------------------------------------------------------------------------
; USART

                include "usartm.inc"

;----------------------------------------------------------------------------
; SPI

                include "spim.inc"

;----------------------------------------------------------------------------
; Analog Comparator

                include "acm.inc"

                restore                 ; re-enable listing

                endif                   ; __regm8515inc