Subversion Repositories pentevo

                ifndef  __regtn15inc
__regtn15inc    equ     1
                save
                listing off   ; kein Listing ueber diesen File

;****************************************************************************
;*                                                                          *
;*   AS 1.42 - File REGTN15.INC                                             *
;*                                                                          *
;*   Contains Bit & Register Definitions for ATtiny15                       *
;*                                                                          *
;****************************************************************************

;----------------------------------------------------------------------------
; Memory Limits

E2END           equ     63              ; End Address EEPROM
RAMSTART        equ     0x60,data       ; Start Address SRAM
RAMEND          equ     0x5f,data       ; End Address SRAM (i.e. no SRAM)
FLASHEND        label   1023            ; End Address Flash

;----------------------------------------------------------------------------
; Chip Configuration

MCUCR           port    0x35            ; MCU Control Register
SM0             avrbit  MCUCR,3         ; Sleep Mode Select
SM1             avrbit  MCUCR,4
SE              avrbit  MCUCR,5         ; Sleep Mode Enable

MCUSR           port    0x34            ; MCU Status Register
WDRF            avrbit  MCUSR,3         ; Watchdog Reset
BORF            avrbit  MCUSR,2         ; Brown Out Reset
EXTRF           avrbit  MCUSR,1         ; External Reset Occured
PORF            avrbit  MCUSR,0         ; Power-Fail Reset Occured


OSCCAL          port    0x31            ; Oscillator Calibration

;----------------------------------------------------------------------------
; EEPROM Access

EEAR            port    0x1e            ; EEPROM Address Register
EEDR            port    0x1d            ; EEPROM Data Register
EECR            port    0x1c            ; EEPROM Control Register
EERE            avrbit  EECR,0          ; EEPROM Read Enable
EEWE            avrbit  EECR,1          ; EEPROM Write Enable
EEMWE           avrbit  EECR,2          ; EEPROM Multiple Write Enable
EERIE           avrbit  EECR,3          ; EEPROM Ready Interrupt Enable

;----------------------------------------------------------------------------
; GPIO

PUD             avrbit  MCUCR,6         ; Pull-Up Disable

PINB            port    0x16            ; Port B @ 0x16
__PORTB_BITS    equ     0x3f            ; (bits 0..5)

;----------------------------------------------------------------------------
; Interrupt Vectors

                enumconf 1,code
                enum     INT0_vect=1            ; External Interrupt Request 0
                nextenum IO_PINS_vect           ; Low-level Input on Port B
                nextenum TIMER1_COMPA_vect      ; Timer/Counter 1 Compare Match A
                nextenum TIMER1_OVF_vect        ; Timer/Counter 1 Overflow
                nextenum TIMER0_OVF_vect        ; Timer/Counter 0 Overflow
                nextenum EE_RDY_vect            ; EEPROM Ready
                nextenum ANA_COMP_vect          ; Analog Comparator
                nextenum ADC_vect               ; ADC Conversion Complete

;----------------------------------------------------------------------------
; External Interrupts

ISC00           avrbit  MCUCR,0         ; Interrupt Sense Control 0
ISC01           avrbit  MCUCR,1

GIMSK           port    0x3b            ; Global Interrupt Mask Register
PCIE            avrbit  GIMSK,5         ; Enable Pin Change Interrupt
INT0            avrbit  GIMSK,6         ; Enable External Interrupt 0

GIFR            port    0x3a            ; Interrupt Flag Register
PCIF            avrbit  GIFR,5          ; Pin Change Interrupt Occured
INTF0           avrbit  GIFR,6          ; External Interrupt 0 Occured

;----------------------------------------------------------------------------
; Timers

TCCR0           port    0x33            ; Timer/Counter 0 Control Register
CS00            avrbit  TCCR0,0         ; Timer/Counter 0 Clock Select
CS01            avrbit  TCCR0,1
CS02            avrbit  TCCR0,2
TCNT0           port    0x32            ; Timer/Counter 0 Value

TCCR1           port    0x30            ; Timer/Counter 1 Control Register
CS10            avrbit  TCCR1,0         ; Timer/Counter 1 Clock Select
CS11            avrbit  TCCR1,1
CS12            avrbit  TCCR1,2
CS13            avrbit  TCCR1,3
COM1A0          avrbit  TCCR1,4         ; Timer/Counter 1 Output Compare Mode
COM1A1          avrbit  TCCR1,5
PWM1            avrbit  TCCR1,6         ; Timer/Counter 1 PWM Mode
CTC1            avrbit  TCCR1,7         ; Timer/Counter 1 Clear on Compare Match
TCNT1           port    0x2f            ; Timer/Counter 1 Value
OCR1A           port    0x2e            ; Timer/Counter 1 Output Compare Value A
OCR1B           port    0x2d            ; Timer/Counter 1 Output Compare Value B

TIMSK           port    0x39            ; Timer Interrupt Mask Register
TOIE0           avrbit  TIMSK,1         ; Timer/Counter 0 Overflow Interrupt Enable
TOIE1           avrbit  TIMSK,2         ; Timer/Counter 1 Overflow Interrupt Enable
OCIE1A          avrbit  TIMSK,6         ; Timer/Counter 1 Output Compare Match A Enable

TIFR            port    0x38            ; Timer Interrupt Flag Register

SFIOR           port    0x2c            ; Special Function I/O Register
PSR0            avrbit  SFIOR,0         ; Timer/Counter 0 Prescaler Reset
PSR1            avrbit  SFIOR,1         ; Timer/Counter 1 Prescaler Reset
FOC1A           avrbit  SFIOR,2         ; Timer/Counter 1 Force Output Compare Match A

;----------------------------------------------------------------------------
; Watchdog Timer

                include "wdm21.inc"

WDTOE           avrbit  WDTCR,4         ; Enable Time-Out Interrupt

;----------------------------------------------------------------------------
; Analog Comparator

                include "ac90.inc"

ACBG            avrbit  ACSR,6          ; Enable Band Gap

;----------------------------------------------------------------------------
; A/D Converter

ADMUX           port    0x07            ; ADC Multiplexer Selection Register
MUX0            avrbit  ADMUX,0         ; Analog Channel and Gain Selection
MUX1            avrbit  ADMUX,1
MUX2            avrbit  ADMUX,2
ADLAR           avrbit  ADMUX,5         ; Left Adjust Result
REFS0           avrbit  ADMUX,6         ; Reference Selection
REFS1           avrbit  ADMUX,7

ADCSR           port    0x06            ; ADC Control and Status Register
ADPS0           avrbit  ADCSR,0         ; ADC Prescaler Select Bits
ADPS1           avrbit  ADCSR,1
ADPS2           avrbit  ADCSR,2
ADIE            avrbit  ADCSR,3         ; ADC Interrupt Enable
ADIF            avrbit  ADCSR,4         ; ADC Interrupt Flag
ADFR            avrbit  ADCSR,5         ; ADC Free Running Select
ADSC            avrbit  ADCSR,6         ; ADC Start Conversion
ADEN            avrbit  ADCSR,7         ; ADC Enable

ADCL            port    0x04            ; ADC Value LSB
ADCH            port    0x05            ; ADC Value MSB

                restore

                endif                   ; __regtn15inc