Blame | Last modification | View Log | Download | RSS feed | ?url?
ifndef __regxx33inc__regxx33inc equ 1savelisting off ; kein Listing ueber diesen File;****************************************************************************;* *;* AS 1.42 - File REGXX33.INC *;* *;* Contains Bit & Register Definitions for AT90S2233/4433 *;* *;****************************************************************************;----------------------------------------------------------------------------; Chip ConfigurationMCUCR port 0x35 ; MCU General Control RegisterSM avrbit MCUCR,4 ; Choose Idle/Power Down ModeSE avrbit MCUCR,5 ; Enable Sleep ModeMCUSR port 0x34 ; MCU General Status RegisterWDRF avrbit MCUSR,3 ; Watchdog Reset OccuredBORF avrbit MCUSR,2 ; Brown-Out Reset OccuredEXTRF avrbit MCUSR,1 ; External Reset OcuuredPORF avrbit MCUSR,0 ; Power-On Reset Occured;----------------------------------------------------------------------------; EEPROMinclude "ee90.inc"EEMWE avrbit EECR,2 ; EEPROM Master Write Enable;----------------------------------------------------------------------------; GPIOPINB port 0x16 ; Port B @ 0x16 (IO) ff.PINC port 0x13 ; Port C @ 0x13 (IO) ff.PIND port 0x10 ; Port D @ 0x10 (IO) ff.;----------------------------------------------------------------------------; Interrupt Vectorsenumconf 1,codeenum INT0_vect=1 ; External Interrupt Request 0nextenum INT1_vect ; External Interrupt Request 1nextenum TIMER1_CAPT_vect ; Timer/Counter 1 Capture Eventnextenum TIMER1_COMP_vect ; Timer/Counter 1 Compare Matchnextenum TIMER1_OVF_vect ; Timer/Counter 1 Overflownextenum TIMER0_OVF_vect ; Timer/Counter 0 Overflownextenum SPI_STC_vect ; SPI Serial Transfer Completenextenum UART_RX_vect ; UART Rx Completenextenum UART_UDRE_vect ; UART Data Register Emptynextenum UART_TX_vect ; UART Tx Completenextenum ADC_vect ; A/D Converternextenum EE_RDY_vect ; EEPROM Readynextenum ANA_COMP_vect ; Analog Comparator;----------------------------------------------------------------------------; External InterruptsISC00 avrbit MCUCR,0 ; External Interrupt 0 Sense ControlISC01 avrbit MCUCR,1ISC10 avrbit MCUCR,2 ; External Interrupt 1 Sense ControlISC11 avrbit MCUCR,3GIMSK port 0x3b ; General Interrupt Mask RegisterINT0 avrbit GIMSK,6 ; Enable External Interrupt 0INT1 avrbit GIMSK,7 ; Enable External Interrupt 1GIFR port 0x3a ; External Interrupt-FlagsINTF0 avrbit GIFR,6 ; External Interrupt 0 OccuredINTF1 avrbit GIFR,7 ; External Interrupt 1 Occured;----------------------------------------------------------------------------; TimersTCCR0 port 0x33 ; Timer/Counter 0 Control RegisterCS00 avrbit TCCR0,0 ; Clock SelectCS01 avrbit TCCR0,1CS02 avrbit TCCR0,2TCNT0 port 0x32 ; Timer/Counter 0 ValueTCCR1A port 0x2f ; Timer/Counter 1 Control Register APWM10 avrbit TCCR1A,0 ; Mode of Pulse Width ModulatorPWM11 avrbit TCCR1A,1COM10 avrbit TCCR1A,6 ; Timer/Counter 1 Compare ModeCOM11 avrbit TCCR1A,7TCCR1B port 0x2e ; Timer/Counter 1 Control Register BCS10 avrbit TCCR1B,0 ; Prescaler SettingCS11 avrbit TCCR1B,1CS12 avrbit TCCR1B,2CTC1 avrbit TCCR1B,3 ; Clear after Equality?ICES1 avrbit TCCR1B,6 ; Capture Slope SelectionICNC1 avrbit TCCR1B,7 ; Capture Noise FilterTCNT1L port 0x2c ; Timer/Counter 1 Value LSBTCNT1H port 0x2d ; Timer/Counter 1 Value MSBOCR1L port 0x2a ; Timer/Counter 1 Output Compare Value LSBOCR1H port 0x2b ; Timer/Counter 1 Output Compare Value MSBICR1L port 0x27 ; Timer/Counter 1 Input Capture Value LSBICR1H port 0x26 ; Timer/Counter 1 Input Capture Value MSBTIMSK port 0x39 ; Timer Interrupt Mask RegisterTOIE0 avrbit TIMSK,1 ; Timer/Counter 0 Overflow Interrupt EnableTICIE1 avrbit TIMSK,3 ; Timer/Counter 1 Input Capture Interrupt EnableOCIE1 avrbit TIMSK,6 ; Timer/Counter 1 Output Compare Interrupt EnableTOIE1 avrbit TIMSK,7 ; Timer/Counter 1 Overflow Interrupt EnableTIFR port 0x38 ; Timer Interrupt Flag Register;----------------------------------------------------------------------------; Watchdog Timerinclude "wdm21.inc"WDTOE avrbit WDTCR,4 ; Turn-Off Enable;----------------------------------------------------------------------------; UARTUDR port 0x0c ; UART I/O Data RegisterUCSRA port 0x0b ; UART Control and Status Register AMPCM avrbit UCSRA,0 ; Multi-Processor Communication ModeOR avrbit UCSRA,3 ; OverrunFE avrbit UCSRA,4 ; Framing ErrorUDRE avrbit UCSRA,5 ; Data Register EmptyTXC avrbit UCSRA,6 ; Transmit CompleteRXC avrbit UCSRA,7 ; Receive CompleteUCSRB port 0x0a ; UART Control and Status Register BTXB8 avrbit UCSRB,0 ; Transmit Bit 8RXB8 avrbit UCSRB,1 ; Receive Bit 8CHR9 avrbit UCSRB,2 ; 9 Bit CharactersTXEN avrbit UCSRB,3 ; Enable TransmitterRXEN avrbit UCSRB,4 ; Enable ReceiverUDRIE avrbit UCSRB,5 ; Enable Data Register Empty InterruptTXCIE avrbit UCSRB,6 ; Enable Transmit Complete InterruptRXCIE avrbit UCSRB,7 ; Enable Receive Complete InterruptUBRR port 0x09 ; Baud Rate Register LSBUBRRHI port 0x03 ; Baud Rate Register MSB;----------------------------------------------------------------------------; SPIinclude "spi90.inc";----------------------------------------------------------------------------; Analog Comparatorinclude "ac90.inc"AINBG avrbit ACSR,6 ; AINBG: Analog Comparator Bandgap Select;----------------------------------------------------------------------------; A/D ConverterADMUX port 0x07 ; Multiplexer SelectionADCBG avrbit ADMUX,6 ; ADC Bandgap SelectMUX2 avrbit ADMUX,2 ; Analog Channel Select BitsMUX1 avrbit ADMUX,1MUX0 avrbit ADMUX,0ADCSR port 0x06 ; Control/Status RegisterADEN avrbit ADCSR,7 ; Enable ADCADSC avrbit ADCSR,6 ; Start ConversionADFR avrbit ADCSR,5 ; Free Running SelectADIF avrbit ADCSR,4 ; Interrupt FlagADIE avrbit ADCSR,3 ; Interrupt EnableADPS2 avrbit ADCSR,2 ; Prescaler SelectADPS1 avrbit ADCSR,1ADPS0 avrbit ADCSR,0ADCH port 0x05 ; Data RegisterADCL port 0x04restoreendif ; __regxx33inc