Blame | Last modification | View Log | Download | RSS feed
ifndef __st7pwmartinc ; avoid multiple inclusion__st7pwmartinc equ 1savelisting off ; no listing over this file;****************************************************************************;* *;* AS 1.42 - File PWM_ART.INC *;* *;* contains SFR and Bit Definitions for ST72xxx PWM Auto Reload Timer *;* *;****************************************************************************__defpwmart macro BasePWMDCR3 label Base+$00 ; PWM AR Timer Duty Cycle Register 3PWMDCR2 label Base+$01 ; PWM AR Timer Duty Cycle Register 2PWMDCR1 label Base+$02 ; PWM AR Timer Duty Cycle Register 1PWMDCR0 label Base+$03 ; PWM AR Timer Duty Cycle Register 0PWMCR label Base+$04 ; PWM AR Timer Control RegisterPWM_OE3 bit PWMCR,7 ; Output EnablePWM_OE2 bit PWMCR,6PWM_OE1 bit PWMCR,5PWM_OE0 bit PWMCR,4OP3 bit PWMCR,3 ; Output PolarityOP2 bit PWMCR,2OP1 bit PWMCR,1OP0 bit PWMCR,0ARTCSR label Base+$05 ; Auto-Reload Timer Control/Status RegisterEXCL bit ARTCSR,7 ; External ClockCC bfield ARTCSR,4,3 ; Counter Clock ControlTCE bit ARTCSR,3 ; Timer Counter EnableFCRL bit ARTCSR,2 ; Force Counter Re-LoadPWM_OIE bit ARTCSR,1 ; Overflow Interrupt EnableOVF bit ARTCSR,0 ; Overflow FlagARTCAR label Base+$06 ; Auto-Reload Timer Counter Access RegisterARTARR label Base+$07 ; Auto-Reload Timer Auto-Reload RegisterARTICCSR label Base+$08 ; AR Timer Input Capture Control/Status RegisterPWM_CS bfield ARTICCSR,4,2 ; Capture SensitivityPWM_CIE2 bit ARTICCSR,3 ; Capture Interrupt EnablePWM_CIE1 bit ARTICCSR,2PWM_CF2 bit ARTICCSR,1 ; Capture FlagPWM_CF1 bit ARTICCSR,0ARTICR1 label Base+$09 ; AR Timer Input Capture Register 1ARTICR2 label Base+$0a ; AR Timer Input Capture Register 2endmrestoreendif ; __st7pwmartinc