Blame | Last modification | View Log | Download | RSS feed
ifndef stddef17inc ; avoid multiple inclusionstddef17inc equ 1savelisting off ; no listing over this file;****************************************************************************;* *;* AS 1.41 - File STDDEF17.INC *;* *;* Contains SFR Definitions for PIC 17C4x Family *;* Instruction macros may be taken from STDDEF16.INC. *;* *;****************************************************************************if (MOMCPU<>97346)fatal "wrong target selected: only 17C42 supported"endifif MOMPASS=1message "PIC17C4x Definitions (C) 1993 Alfred Arnold"endif;----------------------------------------------------------------------------; CPU RegistersIndirect0 SFR 0 ; Indirect Addressing 1FSR0 SFR 1Indirect1 SFR 8 ; Indirect Addressing 2FSR1 SFR 9PCL SFR 2 ; Program Counter LSBPCLATH SFR 3 ; Program Counter MSBW SFR 10 ; AccumulatorTBLPTRL SFR 13 ; Registers to read fromTBLPTRH SFR 14 ; ROM AreaALUSTA SFR 4 ; Flags, FSR ModesCPUSTA SFR 6 ; CPU StateINTSTA SFR 7 ; Interrupt State;------------------------------------------------------------------------------; CountersRTCSTA SFR 5 ; Control RegisterRTCCL SFR 11 ; DataRTCCH SFR 12;------------------------------------------------------------------------------BSR SFR 15 ; Remainder of Bank Selection;------------------------------------------------------------------------------; Interrupt ControlPIR SFR $16 ; Interrupt RequestsPIE SFR $17 ; Interrupt Enables;------------------------------------------------------------------------------; PortsPORTA SFR $10 ; Data RegistersPORTB SFR $12PORTC SFR $11PORTD SFR $13PORTE SFR $15DDRB SFR $11 ; Direction RegistersDDRC SFR $10DDRD SFR $12DDRE SFR $14;------------------------------------------------------------------------------; Serial PortRCSTA SFR $13 ; Receiver StateRCREG SFR $14 ; Receiver DataTXSTA SFR $15 ; Transmitter StateTXREG SFR $16 ; Transmitter DataSPBRG SFR $17 ; SIO Prescaler;------------------------------------------------------------------------------; TimersTMR1 SFR $10 ; Timer 1 DataTMR2 SFR $11 ; Timer 2 DataTMR3L SFR $12 ; Timer 3 DataTMR3H SFR $13PR1 SFR $14 ; Timer 1 PeriodePR2 SFR $15 ; Timer 2 PeriodePR3L SFR $16 ; Timer 3 PeriodePR3H SFR $17CA1L SFR $16 ; Capture Value 1CA1H SFR $17CA2L SFR $14 ; Capture Value 2CA2H SFR $15PW1DCL SFR $10 ; PWM 1 DataPW1DCH SFR $12PW2DCL SFR $11 ; PWM 2 DataPW2DCH SFR $13TCON1 SFR $16 ; Control Register 1TCON2 SFR $17 ; Control Register 2;------------------------------------------------------------------------------restore ; allow listing againendif ; stddef17inc