Blame | Last modification | View Log | Download | RSS feed
ifndef __stm8stim4inc ; avoid multiple inclusion__stm8stim4inc equ 1savelisting off ; no listing over this file;****************************************************************************;* *;* AS 1.42 - File TIM4.INC *;* *;* contains SFR and Bit Definitions for STM8S Timer 4 *;* *;****************************************************************************__deftim4 macro Base,DIERTIM4_CR1 label Base+$00 ; TIM4 control register 1TIM4_ARPE bit TIM4_CR1,7 ; Auto-reload preload enableTIM4_OPM bit TIM4_CR1,3 ; One-pulse modeTIM4_URS bit TIM4_CR1,2 ; Update request sourceTIM4_UDIS bit TIM4_CR1,1 ; Update disableTIM4_CEN bit TIM4_CR1,0 ; Counter enableTIM4_IER label Base+DIER+$01 ; TIM4 interrupt enable registerTIM4_TIE bit TIM4_IER,6 ; Trigger interrupt enableTIM4_UIE bit TIM4_IER,0 ; Update interrupt enableTIM4_SR label Base+DIER+$02 ; TIM4 status registerTIM4_TIF bit TIM4_SR,6 ; Trigger interrupt flagTIM4_UIF bit TIM4_SR,0 ; Update interrupt flagTIM4_EGR label Base+DIER+$03 ; TIM4 event generation registerTIM4_TG bit TIM4_EGR,6 ; Trigger generationTIM4_UG bit TIM4_EGR,0 ; Update generationTIM4_CNTR label Base+DIER+$04 ; TIM4 counterTIM4_PSCR label Base+DIER+$05 ; TIM4 prescaler registerTIM4_ARR label Base+DIER+$06 ; TIM4 auto-reload registerendmrestoreendif ; __stm8stim4inc