66 |
2014-10-26 19:05:30 |
lvd |
/branches/clkfix/ |
Spawning new branch "clkfix" to try to fix glitches by adding extra clock to FPGA |
|
/branches/clkfix
|
60 |
2013-10-03 10:12:41 |
lvd |
/trunk/cpld/ |
zxiznet: dir structure |
|
/trunk/cpld/quartus /trunk/cpld/rtl
/trunk/cpld/fix
|
59 |
2013-10-03 10:09:34 |
lvd |
/trunk/cpld/ |
zxiznet: trying to fix glitches... |
|
/trunk/cpld/fix /trunk/cpld/fix/quartus /trunk/cpld/fix/rtl
/trunk/cpld/quartus /trunk/cpld/rtl
/trunk/cpld/fix/quartus/top.pof /trunk/cpld/fix/quartus/top.qsf /trunk/cpld/fix/rtl/top.v /trunk/cpld/fix/rtl/zbus.v
|
32 |
2012-11-11 22:20:16 |
lvd |
/trunk/ |
added port access to w5300 (HDL code, testbench, specs all updated) |
|
/trunk/cpld/quartus/top.pof /trunk/cpld/rtl/ports.v /trunk/cpld/rtl/tb/tb.v /trunk/cpld/rtl/tb/wave.do /trunk/cpld/rtl/top.v /trunk/cpld/rtl/wizmap.v /trunk/cpld/rtl/zbus.v /trunk/specs/specs.txt
|
13 |
2012-10-13 19:38:42 |
lvd |
/trunk/cpld/ |
initial verilog code and quartus project (not tested\!) |
|
/trunk/cpld/quartus/top.pof /trunk/cpld/quartus/top.qpf /trunk/cpld/quartus/top.qsf /trunk/cpld/rtl/ports.v
/trunk/cpld/rtl/top.v /trunk/cpld/rtl/wizmap.v /trunk/cpld/rtl/zbus.v
|
9 |
2012-10-10 20:05:06 |
lvd |
/trunk/ |
updated specs a bit, started cpld project |
|
/trunk/cpld /trunk/cpld/quartus /trunk/cpld/rtl /trunk/cpld/rtl/top.v /trunk/cpld/rtl/wizmap.v /trunk/cpld/rtl/zbus.v
/trunk/specs/specs.txt
|